## In the Claims:

1. (Amended) An active pixel sensor circuit comprising:

a photodetector;

an access transistor connected to the photodetector;

an amplifier transistor connected to an output of the access transistor and to a signal output bus; and

an electronically reconfigurable transistor, successively operated as a source follower driver and a feedback amplifier, connected to an output of the access transistor and to a signal output bus; and

a reset transistor connected between the access transistor and the amplifier transistor, wherein the reset transistor is reset with a tapered reset signal.

- 2. (Original) The circuit of Claim 1, wherein the transistors are MOSFETs of identical polarity.
- 3. (Amended) The circuit of Claim 2, further comprising a first column buffer connected to the reset and amplifier electronically reconfigurable transistors.
- 4. (Original) The circuit of Claim 3, further comprising a second column buffer connected to signal output bus.
- 5. (Original) The circuit of Claim 4, further comprising a row disable transistor connected to the reset transistor.
- 6. (Original) The circuit of Claim 5, wherein the first column buffer, second column buffer and row disable transistor are connected to a plurality of active pixel sensor circuits.

- 7. (Amended) The circuit of Claim 6, wherein the amplifier electronically reconfigurable transistor operates as a driver of a source follower amplifier when a signal from the photodetector is being read out on a row-by-row basis, and operates as a driver of a reset amplifier when the photodetector is being reset.
  - 8. (Amended) An active pixel sensor circuit comprising:

photodetector means for converting light into an electrical signal;

amplifier means for <u>successively</u> amplifying <u>and resetting</u> the electrical signal <u>via</u>

a distributed feedback means;

access means for transferring the electrical signal from the photodetector means to the amplifier means;

reset means for resetting the photodetector; and tapered reset signal means for applying a tapered reset signal to the reset means.

9. (Amended) A method for low noise image formation in an active pixel sensor, the method comprising:

reading a signal on a photodetector;

transferring the signal from the photodetector to an amplifier;

reading out the signal from the amplifier to a bus; and

applying a tapered clock signal to a reset transistor via a distributed feedback

<u>amplifier</u> in order to <u>taper</u> reset the photodetector.

10. (Amended) A CMOS imager array comprising a plurality of pixels, each pixel comprising:

a photodetector;

an access MOSFET having a source connected to the photodetector;

an amplifier MOSFET having a gate connected to a drain of the access MOSFET,

a source connected to a signal bus, and a drain connected to a column buffer; and

a reset MOSFET having a source connected to the drain of the access MOSFET, a drain connected to the column buffer, and a gate connected to a tapered reset signal generator; and

a distributed feedback amplifier comprising the amplifier MOSFET, the reset MOSFET and the column buffer to taper reset the photodetector.

- 11. (Original) The imager array of Claim 10, further comprising a row disable MOSFET having a source connected to the drain of the reset MOSFET and a drain connected to a row disable signal generator.
- 12. (Original) The imager array of Claim 11, further comprising an access signal generator connected to the gate of the access MOSFET.
- 13. (Original) The imager array of Claim 12, further comprising a column buffer connected to the signal bus.
- 14. (Original) The imager array of Claim 13, wherein the MOSFETs within each pixel are of identical polarity.
- 15. (Original) The imager array of Claim 14, wherein the photodetector comprises a substrate diode with the silicide cleared.

ful

16. (New) The imager of Claim 10, wherein the column buffer comprises:

a first switch transistor connected to drain of the reset MOSFET; and

a second switch transistor connected to the drain of the amplifier MOSFET;

wherein during a reset operation, the first and second switch transistors connect the drain of the reset MOSFET with the drain of the amplifier MOSFET to form a feedback path.